TOLERANCE SYNTHESIS BASED ON SENSITIVITY ANALYSIS
Abstract
The tolerance allocation for passive discrete elements of analog devices is an important task
when planning mass serial production. Permissible deviations from rated values affects on the cost, the
choice of preferred number series for parameters and the acquisition availability of these components.
The element tolerances, as well as the temperature dependence and aging effects, are the key factors
affecting the product performances and the yield. The solution of this problem has received attention in
the scientific and technical literature for more than 40 years. During this time, the tools for designing
electronic devices have changed. Computer-aided design (CAD) systems for electronics - Electronic
Design Automation (EDA) have become widely used, providing an end-to-end design flow. Modern
EDAs have limited capabilities for tolerance design, providing a solution to the problem of tolerance
analysis. EDA users have to determine element tolerances based on their intuition and experience
through time-consuming interactive optimization. Using specialized tolerance software tools without
integration with professional grade EDA is not an acceptable solution. The purpose of the study is to
substantiate decisions for the tolerance synthesis in the end-to-end design flow in the EDA environment.
The article discusses methods for determining tolerances using the results of sensitivity analysis. Sensitivities
can be obtained using standard EDA tools. The implementation of these methods in the Excel
environment is considered. To exchange data between the spreadsheet and the EDA schematic databases
is proposed to use the clipboard. The proposed solutions make it possible to reduce the number of
interactive operations and time spent when tolerance allocation. An example of analog device tolerance
design in the EDA environment is given.
References
znacheniya soprotivleniya [Resistors. Tolerances on rated resistance]. Moscow: Izd-vo
standartov, 1993, 3 p.
2. GOST 28884–90 Ryady predpochtitel'nykh znacheniy dlya rezistorov i kondensatorov [Preferred
number series for resistors and capacitors]. Moscow: Standartinform, 2015, 12 p.
3. GOST IEC 60062–2014. Kody dlya markirovki rezistorov i kondensatorov [Marking codes for
resistors and capacitors]. Moscow: Standartinform, 2006, 12 p.
4. Geher K. Teoriya chuvstvitel'nosti i dopuskov elektronnykh tsepey [Theory of sensitivity and
electronic network tolerances]: transl. from engl. Moscow: Sov. radio, 1973, 200 p.
5. Fomin A.V., Borisov V.F., Chermoshenskiy V.V. Dopuski v radioelektronnoy apparature [Tolerances
in radio-electronic equipment]. Moscow: Sov. radio, 1973, 128 p.
6. Geher K. Design of electronic circuits for optimal production yield, Period. Polytech. Elec.
Eng., 1984, Vol. 28, No. 1, pp. 67-82.
7. Spence R., Soin R.S. Tolerance design of electronic circuits, 3rd ed. New York: Addison-
Wesley, 1988, 215 p.
8. Foo S. W., Lin Y. Computer-aided design of a mass production circuit, 6th IEEE International
Conference on Electronics, Circuits and Systems (ICECS '99). IEEE, 1999, pp. 1495-1498.
DOI:10.1109/ICECS.1999.814453.
9. Foo S.W., Lin Y. Hybrid method of tolerance design, 6th IEEE International Conference on
Electronics, Circuits and Systems (ICECS '99). IEEE, 1999, pp. 557-560.
DOI:10.1109/ICECS.1999.812346.
10. Al-Mohammed M., Esteve D., Boucher J. Tolerance allocation for an electronic system using
neural network/Monte Carlo approach, Proc. SPIE 4540, 2001, pp. 446-457. DOI:
10.1117/12.450689.
11. Styblinski M. A. Statistical design optimization in Computer aided design and design automation,
Wai Kai Chen Ed. Boca Raton: CRC Press, 2009, pp. 5-1-5-34.
12. Sokolov B.V., Shevtsova T.G. Metody opredeleniya dopuskov elektricheskikh tsepey i
invariantov chuvstvitel'nosti [Methods for determining the tolerances of electrical circuits and
sensitivity invariants], Vestnik Kuzbasskogo gosudarstvennogo tekhnicheskogo universiteta
[Bulletin of the Kuzbass state technical university], 2010, No. 3, pp. 65-69.
13. Gajda J., Sidor T. Using Monte Carlo analysis for practical investigation of sensitivity of electronic
converters in respect to component tolerances, Electrical and Electronic Engineering,
2012, No. 2, pp. 297-302. DOI: 10.5923/j.eee. 20120205.09. 2012.
14. Pehl M., Graeb H. Tolerance design of analog circuits using a branch-and-bound based approach,
Journal of Circuits, Systems and Computers, 2013, Vol. 21, No. 8, pp. 1240022-1-
1240022-17. DOI: 10.1142/S0218126612400221.
15. Shilo G., Furmanova N., Kulyaba-Kharitonova T. Software for tolerance design of electronic
devices, International Conference Advanced Computer Information Technologies (ACIT
2018), 2018, pp. 14-17.
16. Khludenev A. Tolerance design of active RC filters, 2021 International Seminar on Electron
Devices Design and Production (SED 2021). IEEE, 2021, 9444367.
DOI:10.1109/SED51197.2021.9444367.
17. Fitzpatrick D. Analog design and simulation using OrCAD Capture and PSpice, 2nd ed.
Newnes, 2018, 438 p.
18. Vlach J., Singhal К. Computer methods for circuit analysis and design. New York: Van
Nostrand Reinhold, 1983, 594 p.
19. Mullins E., Mrabet A. Analog front-end design for a narrowband power-line communications
modem using the AFE031: Application Report SBOA130A. Texas Instruments, 2011, 35 p.
Available at: https://www.ti.com/lit/pdf/sboa130.
20. Wang B., Cao Z. Design of active power filter for narrow-band power line communications,
2018 2nd International Conference on Material Engineering and Advanced Manufacturing
Technology (MEAMT 2018), MATEC Web of Conferences, 2018, Vol. 189, 04012. DOI:
10.1051/matecconf/201818904012.
