DEVELOPMENT OF A QUEUING SYSTEM ON FPGA FOR PROCESSING ETHERNET PACKETS
Abstract
A scheme for buffering Ethernet packets for hardware implementation of their processing
based on FPGA has been developed. The scheme is designed at the RTL level in the System Verilog
language in the Quartus II 13.1 development environment. Verification and modeling were
carried out in the ModelSim Altera environment. An FPGA of the CycloneIV family, located on the
A scheme for buffering Ethernet packets for hardware implementation of their processing based on
FPGA has been developed. The scheme is designed at the RTL level in the System Verilog language
in the Quartus II 13.1 development environment. Verification and modeling were carried
out in the ModelSim Altera environment. An FPGA of the CycloneIV family, located on the
DE2-115 debugging board, was chosen as the target platform. Particular attention is paid to data
reception and transmission modules, as well as the implementation of a hardware queue (FIFO)
with the possibility of changing its contents by the processing module. The scheme is parameterized,
it allows you to change the queue depth at the expense of one parameter without making
changes to other parts of the scheme. A feature of the scheme is the ability to add any hardware
module that monitors, processes or encrypts network traffic. The MII interface is used for transmitting
and receiving packets, which allows using any available physical layer chips for receiving
and transmitting packets. The device allows you to easily change the input and output interface,
which increases its versatility. The system does not use proprietary IP cores, which makes it as
portable as possible to FPGAs from various manufacturers. The main feature of the scheme is the
low delay between receiving and sending a packet, determined only by the parameters of the processing
module. The results of the work can be applied during the design of devices that transmit
data with preprocessing. For example, network equipment (switches, routers), monitoring and
data collection systems.
References
setevogo trafika [Features of the classification of encrypted network traffic], Izvestiya YuFU.
Tekhnicheskie nauki [Izvestiya SFedU. Engineering Sciences], 2020, No. 3 (213), pp. 89-98.
DOI: 10.18522/2311-3103-2020-3-89-98.
2. Belousov A.S., Budyldina N.V. Analiz setevogo trafika: ot analiza paketov do analiza potokov
[Network traffic analysis: from packet analysis to flow analysis], Infokommunikatsionnye
tekhnologii: aktual'nye voprosy tsifrovoy ekonomiki: Sb. nauchnykh trudov II
Mezhdunarodnoy nauchno-prakticheskoy konferentsii, Ekaterinburg, 26–27 yanvarya 2022 g.
[Infocommunication technologies: current issues of the digital economy: Collection of scientific
papers of the II International Scientific and Practical Conference, Ekaterinburg, January
26–27, 2022], ed. by V.P. Shuvalova. Compiled by M.P. Karacharova. Ekaterinburg: Ural'skiy
tekhnicheskiy institut svyazi i informatiki (filial) federal'nogo gosudarstvennogo
obrazovatel'nogo byudzhetnogo uchrezhdeniya vysshego professional'nogo obrazovaniya
"Sibirskiy gosudarstvennyy universitet telekommunikatsiy i informatiki", 2022, pp. 17-21.
3. Yakovlev D.A., Sineva I.S. Postroenie virtualizirovannoy sistemy fil'tratsii poddel'nykh setevykh
paketov s ispol'zovaniem Intel DPDK [Building a virtualized system for filtering fake network packets
using Intel DPDK], T-Comm: Telekommunikatsii i transport, 2016, Vol. 10, No. 8, pp. 30-35.
4. Lapshichev V.V. Realizatsiya analiza trafika seti Tor na baze Mikrotik i Suricata [Implementation
of traffic analysis of the Tor network based on Mikrotik and Suricata], Fundamental'nye i
prikladnye aspekty komp'yuternykh tekhnologiy i informatsionnoy bezopasnosti: Sb. statey VII
Vserossiyskoy nauchno-tekhnicheskoy konferentsii, Taganrog, 05–11 aprelya 2021 g. [Fundamental
and applied aspects of computer technology and information security: Collection of articles
of the VII All-Russian Scientific and Technical Conference, Taganrog, April 05–11,
2021]. Taganrog: YuFU, 2021, pp. 58-60.
5. Analizator trafika dlya komp'yuternykh setey [Traffic analyzer for computer networks].
Available at: https://www.wireshark.org/ (accessed 05 May 2023).
6. Protosphere: sistema analiza setevogo trafika [Protosphere: network traffic analysis system].
Available at: https://www.ispras.ru/technologies/protosphere/.
7. Konstantinov I.V., Firsova A.A., Nikolaeva A.V. Instrument analiza setevogo trafika [Network
traffic analysis tool], Alleya nauki [Alley of Science], 2022, Vol. 1, No. 5 (68), pp. 791-794.
8. Larin D.V., Get'man A.I. Sredstva zakhvata i obrabotki vysokoskorostnogo setevogo trafika
[Tools for capturing and processing high-speed network traffic], Tr. Instituta sistemnogo
programmirovaniya RAN [Proceedings of the Institute for System Programming of the Russian
Academy of Sciences], 2021, Vol. 33, No. 4, pp. 49-68. DOI: 10.15514/ISPRAS-2021-33(4)-4.
9. DE2 – 115 User manual. Available at: http://www.terasic.com.tw/attachment/ archive/
502/DE2_115_User_manual.pdf.
10. Rod Stivens. Algoritmy. Teoriya i prakticheskoe primenenie [Algorithms. Theory and practical
application]. Moscow: Izd-vo «E», 2016, 544 p.
11. Kuz'michev A.M., Rakhim'yanov A.S. Formirovanie i peredacha paketov informatsii po
vysokoskorostnomu kanalu svyazi [Formation and transmission of information packets over a
high-speed communication channel], Mekhanika, upravlenie i informatika [Mechanics, control
and informatics], 2009, No. 1, pp. 495-502.
12. Solov'ev V. Logicheskoe proektirovanie vstraivaemykh sistem na FPGA. Ch. 14.
Proektirovanie vstroennoy pamyati v sisteme Quartus [Logic design of embedded systems on
FPGA. Part 14. Designing built-in memory in the Quartus system], Komponenty i tekhnologii
[Components and technologies], 2019, No. 11 (220), pp. 38-46.
13. IEEE Standard for Ethernet. Available at: https://standards.ieee.org/ieee/802.3/7071/ (accessed
05 May 2023).
14. Tsifrovoy sintez: prakticheskiy kurs [Digital synthesis: a practical course], under the general.
ed. A.Yu. Romanova, Yu.V. Panchula. Moscow: DMK Press, 2020, 556 p.
15. Media-independent interface. Available at: https://en.wikipedia.org/wiki/Mediaindependent_
interface (accessed 05 May 2023).
16. Proekt «Marsokhod» [Project "Mars rover"]. Available at: https://marsohod.org/ projects/
marsohod2/263-rtl-recv (accessed 05 May 2023).
17. Garcнa Valderas M., Zumel P., Lбzaro A. [et al.]. ModelSim-PSIM mixed signal simulation
for power electronics digital control design, VLSI Circuits and Systems IV, Dresden, Germany,
04 May 2009. Vol. 7363. Dresden, Germany, 2009, pp. 73630V-7. DOI: 10.1117/12.822051.
18. Bruno F. Programmirovanie FPGA dlya nachinayushchikh [FPGA programming for beginners],
transl. from engl. S.L. Plekhanovoy, under scientific. ed. A.Yu. Romanova,
Yu.V. Revicha. Moscow: DMK Press, 2022, 304 p.
19. Morozov I.A. Integratsiya IP-yader dlya PLIS v rekonfiguriruemykh vychislitel'nykh sistemakh
[Integration of IP cores for FPGAs in reconfigurable computing systems], Superkomp'yuternye
tekhnologii (SKT-2016): Mater. 4-y Vserossiyskoy nachno-tekhnicheskoy konferentsii,
Divnomorskoe, 19–24 sentyabrya 2016 g. [Supercomputer Technologies (SKT-2016): Proceedings
of the 4th All-Russian Scientific and Technical Conference, Divnomorskoye, September
19–24, 2016]. Vol. 1. Divnomorskoe: YuFU, 2016, pp. 74-77.
20. Mangushev A.V. Modul' peredachi dannykh po seti Ethernet na baze PLIS [FPGA-based
Ethernet data transmission module], XXVII Regional'naya konferentsiya molodykh uchenykh i
issledovateley Volgogradskoy oblasti: Sb. materialov konferentsii, Volgograd, 02–15 noyabrya
2022 g. [XXVII Regional Conference of Young Scientists and Researchers of the Volgograd
Region: Conference Proceedings, Volgograd, November 02–15, 2022], ed. board: S.V.
Kuz'min (managing ed.) [and others]. Volgograd: Volgogradskiy gosudarstvennyy
tekhnicheskiy universitet, 2022, pp. 239-240.
