RECOGNITION AND ADAPTIVE GENERATION OF PSEUDO-RANDOM TESTS OF SEQUENTIAL DIGITAL DEVICES
Abstract
The purpose of this paper is to improve the efficiency of pseudo-random testing of digital devices compared to the conventional approach. To achieve this goal, the following main tasks are solved in the work: analysis of the effectiveness of traditional testing approaches; developing a new approach based on recognition and adaptive pseudo-random testing of digital devices and developing a testing system based on the proposed approaches and conducting experimental studies based on it. The devices under test in this paper are sequential digital devices (with memory elements), implemented as printed circuit board on microcircuits with medium and small degree integration. Stuck-at faults are used as fault models in test synthesis and analysis. The subject of this research is sequential digital devices as diagnostic objects and approaches to their pseudo-random testing. An approach to recognizing and testing sequential digital devices is presented, which is based on a combination of traditional pseudo-random testing device under test at the first stage with and constructing an "alternative graph" of the device at the second stage and subsequent "wandering" along this graph in order to improve the testing efficiency. Based on the proposed approach a system AGAT for recognizing and testing digital devices has been developed. Testing can be performed for one or a group of devices under test on one computer or as part of a local computer network, including taking into account "multithreading" based on multi-core processors of personal computers in the network. Extensive research of the proposed approach and the developed system is carried out on two types of devices under test: the ISCAS'89 and the set of PCBs of the specialized radio engineering system.
References
1. Bushnell M.L. Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. NY: Springer, 2006, 708 p.
2. Markov I.L. Design, Analysis and Test of Logic Circuits under Uncertainty. NY: Springer, 2013, 708 p.
3. Jha N., Gupta S. Testing of Digital Systems. Cambridge: Cambridge University Press, 2003, 1016 p.
4. Rene D. Random testing of digital circuits. NY: CRC Press, 1998, 496 p.
5. Yarmolik V.N., Demidenko S.N. Generation and Application of Pseudorandom Sequences for Random Testing. New Jersey: Wiley-Intercedence, 1988, 176 p.
6. Paul H. Bardell. Built In Test for VLSI: Pseudorandom Techniques. Wiley-Interscience, New Jersey, 1987. – 368 p.
7. Brgles F., Bryan D., Kozminski K. Combinational profiles of sequential benchmark circuits // Interna-tional symposium of circuits and systems, ISCAS-89, 1989. – P. 1929-1934.
8. Stephan Eggersgluess, Rolf Drechsler. High Quality Test Pattern Generation: Robust Algorithms Using Boolean Satisfiability. Springer, New York, 2012, 211 p.
9. Dimitris Gizopoulos. Advances in Electronic Testing: Challenges and Methodologies. Springer, New York, 2006, 412 p.
10. Steven X. Ding. Model-based Fault Diagnosis Techniques: Design Schemes, Algorithms, and Tools. Springer, New York, 2008, 493 p.
11. Hans-Joachim Wunderlich. Models in Hardware Testing: Lecture Notes of the Forum in Honor of Christian Landrault. Springer, New York, 2010, 271 p.
12. Baranov S. Logic Synthesis for Control Automata. Amsterdam: Kluwer, 1994, 312 p.
13. Barkalov A., Titarenko L., Krzywicki K. Logic Synthesis for FPGA-Based Mealy Finite State Machines. Florida: CRC Press, 2024, 332 p.
14. Ubar R., Raik J., Jenihin M. Structural Decision Diagrams in Digital Test: Theory and Applications. Birkhäuser: Computer Science Foundations, 2024, 608 p.
15. Mukherjee A. Bond Graph in Modeling, Simulation and Fault Identification. Florida: CRC Press, 2006, 244 p.
16. Zinchenko Yu.E., Zinchenko T.A. Strukturno-funktsional'naya model' upravlyayushchego ustroystva, predstavlennogo set'yu konechnykh avtomatov [Structural and functional model of a control device rep-resented by a network of finite automata], Vychislitel'nye tekhnologii i prikladnaya matematika: Mater. III nauch. konf. s mezhdunar. uchastiem «VTPM-2024» Komsomol'sk-na-Amure 7-11 oktyabrya 2024 [Computational technologies and applied mathematics: Proceedings of the III scientific conference with international participation "VTPM-2024" Komsomolsk-on-Amur October 7-11, 2024]. Komsomol'sk-na-Amure: FGBOU VO «KnAGU», 2024, pp. 173-178.
17. Zinchenko Yu.E., Zinchenko T.A. Adaptivnaya generatsiya psevdosluchaynykh testov tsifrovykh ustroystv REA i EVA [Adaptive generation of pseudo-random tests of digital devices of REA and EVA], Komp'yuternye i informatsionnye tekhnologii v nauke, inzhenerii i upravlenii: materialy Vse-rossiyskoy nauchno-tekhnicheskoy konferentsii s mezhdunarodnym uchastiem «KomTekh-2024» [Com-puter and information technologies in science, engineering and management: materials of the All-Russian scientific and technical conference with international participation "KomTech-2024"]:
In 2 vol. Rostov-on-Don; Taganrog: Izd-vo YuFU, 2024, pp. 316-325.
18. Zinchenko Yu.E., Kalashnikov V.I., Khayduk S. i dr. FPGA-tekhnologii proektirovaniya i diagnostika komp'yuternykh sistem [FPGA technologies for designing and diagnostics of computer systems], Sb. nauchnykh trudov Mezhdunarodnoy nauchno-prakticheskoy konferentsii «Sovremennye informatsionnye tekhnologii i IT-obrazovanie» [Collection of scientific papers of the International scientific and practical conference "Modern information technologies and IT education"]. Vol. 1. Moscow: MGU, 2011, pp. 422-429.
19. Zinchenko Yu.E., Kalashnikov V.I., Khayduk S. i dr. Sovremennye proekty FPGA-laboratorii DonNTU [Modern projects of the FPGA laboratory of DonNTU], Sb. trudov Mezhdunarodnoy nauchno-prakticheskoy konferentsii v ramkakh I-go Mezhdunarodnogo nauchnogo foruma DNR «Donbass-2015»: Innovatsionnye perspektivy Donbassa, 20-22 maya 2015 [Collection of works of the Interna-tional scientific and practical conference within the framework of the 1st International Scientific Forum of the DPR “Donbass-2015”: Innovative prospects of Donbass, May 20-22, 2015]. Donetsk: DonNTU, 2015, pp. 4.
20. Zinchenko T.A., Zinchenko Yu.E., Dyachenko O.N. Razrabotka arkhitektury integrirovannoy sistema generatsii psevdosluchaynykh testov tsifrovykh ustroystv [Development of the architecture of an inte-grated system for generating pseudo-random tests of digital devices], Informatika i kibernetika [Comput-er Science and Cybernetics], 2021, No. 4 (26), pp. 27-33.
21. Zinchenko Yuriy, Zinchenko Tatyana. Adaptive pseudo-random testing approach of digital devices and a test generation system based on it, AIP Conference Proceedings, 2025, Vol. 3347, Issue 1, pp. 1-8.
22. Sayt laboratorii DonNTU «FPGA-tekhnologii proektirovaniya i diagnostika komp'yuternykh sistem» [Website of the DonNTU laboratory "FPGA technologies for designing and diagnostics of computer systems"]. Donetsk: DonNTU. Available at: http://fpga.donntu.ru.
