Статья

Название статьи ГЕНЕТИЧЕСКИЙ АЛГОРИТМ РАЗМЕЩЕНИЯ, УПРАВЛЯЕМЫЙ ВРЕМЕННЫМИ ОГРАНИЧЕНИЯМИ
Автор Б.К. Лебедев, С.А. Степаненко
Рубрика РАЗДЕЛ II. ЭВОЛЮЦИОННОЕ МОДЕЛИРОВАНИЕ, ГЕНЕТИЧЕСКИЕ И БИОНИЧЕСКИЕ АЛГОРИТМЫ
Месяц, год 01, 2007
Индекс УДК
DOI
Аннотация

Скачать в PDF

Ключевые слова
Библиографический список 1. M. Jackson and E. S. Kuh. Performance-driven placement of cell based IC's. In Proc. Design Automation Conf, pp. 370-375, 1989.
2. A. Srinivasan, K. Chaudhary and E. S. Kuh. RITUAL: A performance driven placement for small-cell ICs. In Proc. Int. Conf. on Computer Aided Design, pp. 48-51, 1991.
3. Hamada, C. K. Cheng and P. M. Chau. Prime: a timing-driven placement tool using a piecewise linear resistive network approach. In Proc. Design Automation Conf, pp. 531-536, 1993.
4. A. E. Dunlop, V. D. Agrawal, D. N. Deutsch, M. F. Jukl, P. Kozak and M. Wiesel. Chip layout optimization using critical path weighting. In Proc. Design Automation Conf, pp. 133-136, 1984.
5. R. Nair, C. L. Berman, P. Hauge and E. J. Yoffa. Generation of performance constraints for layout. IEEE Trans. on Computer-Aided Design, vol. 8, no. 8, pp. 860-874, 1989.
6. R. S. Tsay and J. Koehl. An analytic net weighting approach for performance optimization in circuit placement. In Proc. Design Automation Conf, pp. 620-625, 1991.
7. H. Eisenmann and F. M. Johannes. Generic global placement and Floorplanning. In Proc. Design Automation Conf, pp. 269-274, 1998.
8. Kong, T. A novel net weighting algorithm for timing-driven placement. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. ACM, New York, pp. 172–176, 2002.
9. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani. VLSI Module Placement Based on Rectangle-packing by the Sequence-Pair. IEEE Trans. on CAD, Vol. 15, No. 12, pp. 1518–1524, 1996.
10. Xuliang Zhang, Yoji Kajitani. Space Planning: Placement of Modules with Controlled Empty Area by Single Sequence. ASP-DAC 2004, pp. 25-31.
11. M. Srinivas and Lalit M. Patnaik. Genetic Algorithms – A Survey. IEEE Computer, Vol.-27, No.-6, June 1994, pp 17-26.
12. J. Cong, T. Kong, J. R. Shinnerl, M. Xie, and X. Yuan. Large-scale circuit placement: Gap and promise. In Proc. of the International Conference on Computer-Aided Design, November 2003.

Comments are closed.